

Charge Sensitive Preamplifier and Pulse Shaper using CMOS process for Germanium Spectroscopy

R.A. Kroeger, W.N. Johnson, R.L. Kinzer & J.D. Kurfess

Naval Research Laboratory, Washington, DC 20375

S. Inderhees

Universities Space Research Association, Washington, DC 20024

M.D. Allen, G.T. Alley, C.L. Britton, L.C. Clonts, M.N. Ericson, & M.L. Simpson

Oak Ridge National Laboratory, Oak Ridge, TN 37831

Abstract

We have developed a low noise, low power charge sensitive amplifier and pulse shaping circuit. Our application is for a double-sided germanium strip detector, nominally providing 50 independent spectroscopy channels. An array of these detectors would provide significant improvements in imaging, spectroscopy, and sensitivity for space-based gamma-ray astronomy. The key features of these electronics are low noise, very low power, and small footprint per channel. Performance of our first circuit is in good agreement with simulations, with $\sim 205\text{ e}$ noise rms (0 pF), and $3\text{ mW}/\text{channel}$ power consumption. Dynamic range is $0\text{--}3.3\text{ MeV}$ (germanium) with a linearity of $\pm 0.6\%$. Performance of this prototype device will be discussed.

I. INTRODUCTION

Gamma-ray astrophysics has made tremendous progress in the last five years following successful missions such as the Soviet *GRANAT* spacecraft and the US *Compton Gamma Ray Observatory*. Future progress in this field will require the development of new detector technologies to improve on each of the key performance characteristics: imaging, spectroscopy, and sensitivity. Our approach to addressing these needs of gamma-ray astrophysics is to develop double-sided germanium strip detectors which combine good energy resolution with fine spatial resolution in a single device. A discussion of single-sided strip detectors is provided by Luke [1] and double-sided detectors by Kroeger [2, 3]. There are several attractive instrument concepts where these detectors may be ideal. The simplest may be at the focal plane of a gamma-ray concentrator such as a super-mirror [4] where a single detector with $\sim 1\text{ mm}$ spatial resolution will provide images and spectroscopy from $5\text{--}100\text{ keV}$ with a few arc minute angular resolution. A more ambitious application would configure these detectors in a large array and construct either a

coded-aperture imaging telescope, a Compton-scatter telescope, or a combined instrument using both techniques in a single package. Performance of a combined instrument could address the future needs of gamma-ray astronomy over the broad energy range from 20 keV – 10 MeV [5].

A single germanium strip detector may have 50 or more strips, depending on the position resolution and required the application. Two-dimensional read-out detectors have strips on both faces of the device, producing signals with opposite polarities. Each strip is independently read out using a low noise spectroscopy amplifier. A large array may ultimately require many thousands of channels of spectroscopy, must be configured with a minimum weight and volume, and operate on a tight power budget. An attractive approach to the electronics is through the use of custom CMOS spectroscopy amplifiers, peak-detectors, and ADCs. Similar CMOS devices have been used with silicon vertex detectors [6], and double-sided silicon strip detectors providing both spectroscopy and positioning [7]. Germanium strip detectors, however, require electronics that are optimized for higher detector capacitance, accept larger signals, yet provide very low noise performance. In our application, detector capacitance is $\sim 10\text{ pF}$, signals are $\leq 10^6$ electrons, and the electronics equivalent noise charge (ENC) should be ≤ 300 electrons rms. We have developed CMOS amplifiers with low power and low noise appropriate for use with these detectors.

II. FRONT-END ELECTRONICS

The preamplifier design is based on the “*Thin Glenn*” family of preamplifiers developed by Oak Ridge National Laboratory (ORNL) for silicon track detectors in the *PHENIX* and *PHOBOS* projects for the Relativistic Heavy Ion Collider. The fabrication is done with the Orbit $1.2\mu\text{m}$ CMOS process. The preamplifier uses a p-channel input MOSFET and a MOSFET in the deep ohmic region to form a high resistance in the feedback loop. The feedback resistance is determined by an external voltage bias on a FET, and is adjustable anywhere from several kohms to greater than 10^{12} ohms . The pulse shaping circuit uses an ORNL

*This work was supported in part by the Office of Naval Research and NASA, under contract No. W-18486.

Report Documentation Page			Form Approved OMB No. 0704-0188		
<p>Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.</p>					
1. REPORT DATE 1994	2. REPORT TYPE	3. DATES COVERED 00-00-1994 to 00-00-1994			
4. TITLE AND SUBTITLE Charge Sensitive Preamplifier and Pulse Shaper using CMOS process for Germanium Spectroscopy			5a. CONTRACT NUMBER		
			5b. GRANT NUMBER		
			5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)			5d. PROJECT NUMBER		
			5e. TASK NUMBER		
			5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Naval Research Laboratory, 4555 Overlook Avenue, SW, Washington, DC, 20375			8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)			10. SPONSOR/MONITOR'S ACRONYM(S)		
			11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT	18. NUMBER OF PAGES 4	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			




Figure 1: Integral linearity measurement of the CMOS preamplifier and shaping amplifier, *NRL-1*. Plotted are the residuals from a best-fit linear model, relative to the full scale response at 3.3 MeV.

design CMOS operational amplifier in two stages. This amplifier has integral linearity of order 0.1% from within 0.2V of each supply rail and was chosen to minimize integral non-linearity due to the shaping network. The shaping poles are provided by n-well resistors with values well into the hundreds of kohms. The shaping is CR-RC² with the preamplifier output load providing one pole. The measured linearity, shown in Figure 1, is approximately $\pm 0.6\%$ of the full dynamic range. The preamplifier has a conversion gain of ~ 11 mV/fC. Each channel (preamplifier and shaping amplifier) dissipates 3 mW power.

The first prototype device has two channels which are identical in most respects except for the input FET gate area. The input FET areas are $2500\mu\text{m} \times 1.2\mu\text{m}$ and $5000\mu\text{m} \times 1.2\mu\text{m}$ respectively, and were selected to study minimizing noise by trading transconductance *vs.* capacitance. For detectors with low leakage current (< 10 pA) and shaping times $\tau_s < 10\mu\text{s}$, shot noise is negligible. Johnson (thermal) and 1/f noise predominate. The Johnson noise contribution is proportional to,

$$N_J^2 \propto \frac{kT}{g_m \tau_s} (C_{\text{input}} + C_{\text{det}})^2, \quad (1)$$

where kT is the temperature, g_m is transconductance, C_{input} is the preamplifier input capacitance, τ_s is shaping time, and C_{det} is the detector capacitance. The 1/f noise contribution is proportional to,

$$N_{1/f}^2 \propto \frac{1}{C_{\text{input}}} (C_{\text{input}} + C_{\text{det}})^2. \quad (2)$$

The precise contribution from each noise term is determined experimentally. We expect to be in a domain where the 1/f term will either dominate or be roughly equal to the Johnson term. If we were to operate the front end MOSFET in the strong inversion region, then $g_m \sim C_{\text{input}}^{1/2}$, and these equations indicate that the minimum noise is provided when C_{input} is in the range $C_{\text{det}}/3$ and C_{det} , depending on which noise terms dominate. However, in order




Figure 2: ENC *vs.* detector capacitance for *NRL-1*. The front end p-channel MOSFET for channel 2 has twice the gate area as channel 1. The curves suggest that the smaller gate area provides slightly better performance.

to minimize power consumption, we choose to reduce the drain current and operate in the weak inversion region. In weak inversion, the transconductance no longer increases as $C_{\text{input}}^{1/2}$, and increasing the FET area no longer provides noise improvement, indicated by Equation 1.

The large gate areas in the design of *NRL-1* provide an input capacitance of 1.5 and 3 pF for channels 1 and 2 respectively, and are selected to be well matched to a detector with capacitance ~ 10 pF. Noise performance of the chip for both channels is shown in Figure 2. A slight difference in noise was observed, with the smaller FET performing somewhat better.

Optimal pulse shaping was determined using a *Thin Glenn* preamplifier, a predecessor of the *NRL-1*. The shaping time that provides the lowest noise with the *Thin Glenn* (noise corner) is determined from measurements presented in Figure 3. Optimum peaking times are found in a broad range between roughly 6–12 μs . A peaking time of $\sim 8\mu\text{s}$ was a design requirement for *NRL-1*. The *NRL-1* preamplifier provides one pole in the pulse shaping, therefore, increased detector capacitance increases the peaking time. The slope of the peaking time *vs.* detector capacitance curve is 59 ns/pF. Combined with a 33 pF detector, the effective peaking time is 9.4 μs . The small variation in peaking time with detector capacitance should not be a significant factor in our application.

The two channels of *NRL-1* share a common silicon substrate. Substrate plugging, *i.e.* filling unused space on the die with V_{dd} and V_{ss} lines, was used to help isolate the two channels. Cross talk between the channels was measured using a pulser into one channel and observing the signal in the other. With full scale output on one channel, the measured cross-talk in the other is less than 0.1%, demonstrating excellent isolation between the channels. The dominate source of cross-talk in a strip detector application will be between the strips themselves, which is typically on




Figure 3: Noise *vs.* peaking time for the *Thin Glenn* preamplifier. The *Thin Glenn* is nearly identical to channel 1 of *NRL-1*, except for a somewhat higher bandwidth. These measurements established the optimum peaking time used in the shaping amplifier stage of *NRL-1*.

the order of 1%.

Spectroscopy using a strip detector with *NRL-1* is demonstrated in Figure 4. The energy resolution we obtain, 3.7 keV full-width at half-maximum (FWHM), should be compared with 2.3 keV obtained using conventional electronics with a room-temperature JFET. The detector used in these tests has a relatively high capacitance (33 pF) due to cabling and signal feed-throughs in the vacuum bulkhead, thereby degrading the noise performance of the amplifiers. We expect that in an improved design, detector capacitance can be reduced to 5–10 pF, and the corresponding performance of *NRL-1* should improve to the range 1.8–2.1 keV FWHM.

Noise is further reduced by cooling the CMOS amplifier as shown in Figure 5. Temperature was controlled in an environmental chamber between -40 °C and room temperature. Conversion gain was measured with a pulser and 1 pF test capacitance. Noise was measured with no input using a 1 GHz rms oscilloscope. We monitored rms noise and conversion gain as a function of temperature. We note that conversion gain remained constant throughout this testing, independent of temperature. Cooling *NRL-1* to -40 °C improves energy resolution by 0.16 keV. The noise *vs.* temperature curve is very linear down to -40 °C, and we expect that further cooling will continue to reduce the noise.

III. SPECTROSCOPY SYSTEM

A new generation of CMOS devices have recently been fabricated, forming a complete, self-gating analog to digital chain for gamma-ray spectroscopy, and is currently in test. The system consists of three chips: two-channel preamplifier/shaping amplifier, two-channel peak detect/sample-and-hold, and six-channel 12-bit ADC. There is one in-




Figure 4: Energy spectrum using one strip from a germanium strip detector and channel 1 of *NRL-1*. A uniform illumination of 662 keV gamma-rays was used. Detector and parasitic capacitance to ground in this system is 33 pF. The peak width is electronics dominated, and is consistent with the noise measurements presented in Figure 2.




Figure 5: ENC measured for channel 1 of *NRL-1* as a function of device temperature with a 1 pF capacitive load. Measurements were made with both increasing and decreasing temperature to ensure accuracy of the results. If the noise slope continues to 100 K, a potential improvement in energy resolution of 0.5 keV FWHM would be possible.

Table 1: Power Consumption

Chip	mW/channel
Preamp/Shaper	3.0
Peak Detect/Stretcher	0.3
ADC	3.3
TOTAL	6.6

put and signal chain for each polarity signal. The peak-detect/sample-and-hold chip, described by Ericson *et al.* elsewhere in this conference, provides a discriminator with an externally applied threshold to trigger the system. The ADC is a modification of an earlier 10-bit ORNL design. The ADC is driven by an external 100 MHz clock and provides a 40.96 μ s conversion time. Power consumption of the system is given in Table 1. The ADC power consumption depends on the event rate. The power indicated in the table is for a high event rate of \sim 30 kHz. The actual event rate in our space application is expected to be on the order \sim 30 Hz, and the ADC power consumption will be lower than in Table 1.

The new amplifier chip, called *NRL-2*, has a conversion gain 4 times than that of *NRL-1*, with a dynamic range to \sim 1 MeV. The higher gain is expected to reduce the electronic noise to \sim 160e according to HSPICE modeling. Note that HSPICE device models are adjusted to properly compute the actual noise observed in *NRL-1*. The lower noise of *NRL-2* is expected to improve energy resolution by 0.3 keV compared with *NRL-1*.

IV. CONCLUSIONS

The current generation of CMOS amplifiers may already be adequate for many astrophysical applications, providing \sim 2 keV FWHM performance over a wide energy range to 3.8 MeV when used with germanium detectors \leq 10 pF. Further reduction in noise is anticipated using devices with a reduced dynamic range, or by packaging the preamplifiers inside the vacuum cryostat to further reduce detector capacitance, or by cooling the electronics.

REFERENCES

1. Luke, P.N., Pehl, R.H., and Dilmanian, F.A. *IEEE Trans. Nucl. Sci* **41**, No. 4, 976-978 (1994).
2. R.A. Kroeger *et al. Nucl. Instr. and Meth. in Phys. Res. A* **348**, 507-509, (1994).
3. R.A. Kroeger *et al. Proc. Imaging in High Energy Astronomy* Anacapri, Italy, Kluwer Academic Publishers, (1994).
4. P. Gornstein - *et al. Proc. Imaging in High Energy Astronomy* Anacapri, Italy, Kluwer Academic Publishers, (1994).

5. W.N. Johnson *et al. Proc. Imaging in High Energy Astronomy* Anacapri, Italy, Kluwer Academic Publishers, (1994).
6. Britton, C.L., *et al. IEEE Trans. Nucl. Sci.* **41**, No. 1, 352-355, (1994).
7. Rönnqvist, C. *et al. Nucl. Instr. and Meth. in Phys. Res. A* **348**, 440-443, (1994).